ATD : Analog Threshold Detect Test/FAT

- ATD is an FPGA DSP feature that provides an Analog Trigger
- We demo a scope, with a "normal" external digital trigger, and an analog trigger, like a "normal" scope.
- However this scope has 64 channels, and any or all channels can declare an analog trigger event.
- Each trigger channel has programmable LEVEL, EDGE, hysterisis.
- Trigger options include RISING, FALLING, INSIDE, OUTSIDE.
- Triggers may be "RAW": first channel to trigger, or grouped, group triggers may be "CURRENT" (at same time) or "HISTORY" (cumulative). Group trigger on "ALL" or "FIRST_N" triggers.
- DSP logic scales 4..192 channels, 200..2000kSPS/channel.



ATD : Analog Trigger: Test Setup

We demonstrate ATD on a System with 64AI.

We chose ACQ1102 with 2xACQ423, however ATD will scale to any ACQ42x ADC system, 4..192 channels.

System setup

Connect ao424 to acq423[1] Connect SG to acq423[2] Connect SG sync to the TRG input on both units





ATD Supported release

 	acq1102_009 × +
ome System Firmware FPGA Temperature Power Status Top Interrupts hudp	2_009/d-tacq/#fw
CARRIER STEE MANUFACTURER MODEL PART SERIAL 0 D-TACQ Solutions acq1102 acq1102 CE4120009 build detail: root@rpi.e009.R1010 Tue Apr 90 14:47:20 UTC 2024 CE4120009 Base file system / tet/Ac MODULES MONUFACTURER MODEL PART SERIAL 1 D-TACQ Solutions ACQ423ELF ACQ423ELF-32-200-16-FFC N=32 M=69 E42310001 2 D-TACQ Solutions ACQ423ELF - ACQ423ELF-32-200-16-FFC N=32 M=69 E42310002 1102_009 Sat Nov 30 20:48:24 UTC 2024 Serial Serial 1102_009 Sat Nov 30 20:48:24 UTC 2024 acq1102_009 x + 4 → C A Not secure acq1102_009 x + 4 → C A Not secure acq1102_009,4-tacq/#fpga Home System Firmware FPGA Temperature Power Status Top Interrupts hudp 1ocd.fpga loaded /mrt/ACQ1182_TOP_09_0_90 Seg_0_U_W_328_Dit.gz x:1oader r1.el (c) 10-TACQ 50lutions e0 e0 Secience seci	FPGA Temperature Power Status Top Interrupts hudg
1102_009 Sat Nov 30 20:48:24 UTC 2024 Image: Sat Nov 30 20:49:49:40:40:40:40:40:40:40:40:40:40:40:40:40:	30191533 15 5 6 400_version: 2024.02 pgm@hoy6 Wed 7 Aug 08:58:09 BST 2024 6d9e3a595c7216d36683808aa54 30191533 191533.img 1130191533 MATCH: GOOD
Home System Firmware FPGA Temperature Power Status Top Interrupts hudp load.fpga loaded /mnt/ACQ1102_TOP_09_09_9802_U_W_328.bit.gz xiloader r1.01 (c) D-TACQ Solutions eoh_location set 0 Xilinx Bitstream header. built with tool version : 40 generated from filename : ACQ1102_TOP_09_09_9802_U_W_328 part : 72030fbg676 date : 2024/10/17 time : 15:46:12 bitstream data starts at : 126	v 30 20:49:24 UTC 2024
<pre>load.fpga loaded /mnt/ACQ1102_TOP_09_09_9802_U_W_32B.bit.gz xiloader r1.01 (c) D-TACQ Solutions eoh_location set 0 Xilinx Bitstream header. built with tool version : 40 generated from filename : ACQ1102_TOP_09_09_9802_U_W_32B part : 72030fbg676 date : 2024/10/17 time : 15:46:12 bitstream data starts : 126</pre>	
bitstream data size : 5979916 Install soft	<u>ware on host</u>
acq1102_009 Sat Nov 30 20:50:01 UTC 2024	

- > mkdir PROJECTS > cd PROJECTS
- > git clone https://github.com/D-TACQ/acq400_hapi
- > cd acq400_hapi
- > pip3 install -e .



Recommended UI Layout









Trigger Signal Routing





STIM Demo Program

- ./test_apps/anatrg_demo.py --ai=acq1102_009 --ao=acq2106_133
- Plays a sequence of walking impulse responses.



Stim Demo Digital Trigger





Digital Trigger, constant phase The pulse on the left screen walks across in time (as per pattern). The cycle on the right screen IS Constant phase wrt TRG and stays in a constant position









ATD Group





Stim Demo: Analog Trigger



Testing triggering rates

Generate 4 repeating waveforms with different wavelengths ./user_apps/utils/wavegen.py --wavelength=6000,12000,24000,48000 --totallength=48000 \ --cycles=8 --nchan=32 --save=4freqs awg_continuous 32CH.2B.48000.8CYCL.4freqs.dat СН Mode Hysterisis % Level 1 V Level 2 V TRG Group * -01 1 8 0 rising \checkmark 32CH.2B.48000.8CYCL 10.0 * -____ CH4 0 02 rising 1 8 7.5 — СН6 CH7 — сна CH9 * 5.0 CH10 -03 1 8 0 rising CH11 - CH12 CH13 2.5 - CH14 CH15 - CH16 * ÷ CH17 04 8 0 rising 1 bltage 0.0 CH18 CH19 CH20 CH21 CH22 -2.5 CH2 CH2 Trigger rate is half the CH26 -5.0 Enable a group at a time CH28 previous CH29 CH30 -7.5 CH31 CH32 -10.0 TRG.d1 TRG.d1 TRG.d1 TRG.d1 10000 20000 30000 40000 50000 Sample

> NB: Trigger rate maxes out at 100Hz

11.000 Hz 83.000 Hz Clos 42.000 Hz 20.000 Hz 4E4 4E4 4E4 4E4 С MB MB С MB МΒ С С



Testing trigger levels and history mode



Testing trigger event position

Generate sines spaced after the previous

Freehlesweterfellesets/scripts/set.AI.waterfall

awg_continuous 32CH.2B.48000.1CYCL.offsetX.dat





Running trigger source demo



